Optimized Design of High Performance Reversible Multiplier Using BME and MHNG Reversible Gate

Md. Mahfuz Reza¹, Rakibul Islam², Md. Abir Hossain³
Department of Computer Science & Engineering
Mawlana Bhashani Science & Technology University
Santosh, Tangail-1902
Bangladesh

Abstract: Reversible logic circuits are increasingly used in power Minimization having applications such as low power CMOS Design, optical information processing, DNA computing, Bioinformatics, quantum computing and nanotechnology. The problem of minimizing the number of garbage outputs is an important issue in reversible logic design. In the present paper an optimized and low quantum cost reversible multiplier using BME and Peres reversible logic gates is proposed. The proposed work is best compared to the other in terms of number of reversible gates and number of garbage outputs.

Keywords: Reversible logic circuit, reversible logic gates, reversible multiplier circuits, quantum computing, nanotechnology based systems.

I. Introduction

Energy dissipation is an important consideration in VLSI design. Reversible logic was first related to energy when Landauer states that information loss due to function irreversibility leads to energy dissipation [1]. Thus reversibility will become an essential property in future circuit design. Reversible logic has applications in various research areas such as low power CMOS design, optical computing, quantum computing, bioinformatics, thermodynamic technology, DNA computing and Nanotechnology.

The difference of reversible logic synthesis compared to binary logic synthesis can be summarized as follows [8]:

1) The gates used to implement the circuit have the equal number of inputs and outputs.
2) Every output of a gate, which is not used in the circuit, is a garbage signal. A good synthesis method minimizes the number of garbage signals.
3) The total number of constants at inputs of the gates is kept as low as possible.

However, reversible logic is suffering from two problems. Firstly, there is a lack of technologies with which to build reversible gates. Work is certainly continuing in this area. Secondly, while there is much research into how to design combinational circuits using reversible logic, there is little in the area of sequential reversible logic implementations. There is no limitation inherent to reversible logic preventing the design of sequential circuits; in fact when Tommaso Toffoli first characterized reversible logic in his 1980 work Reversible Computing [4] he stated that “Using invertible logic gates, it is ideally possible to build a sequential computer with zero internal power dissipation.” To establish the relevance of reversible and quantum computing it seems appropriate to note that the VLSI industry is moving at high speed towards miniaturization. With miniaturization it faces two issues:

i) A considerable amount of energy gets dissipated in VLSI circuits and

ii) The size of the transistors are approaching the quantum limits where tunneling and other quantum phenomena are likely to appear. Thus, we need a superior technology that can circumvent these problems.

This paper is organized as follows: Section 3 gives the brief introduction to some of the important basic reversible logic gates. In Section 4 the proposed design of 2\*2 reversible multiplier circuits are explained. Section 5 gives the reversible logic implementation of the proposed designs of multiplier. Section 6 gives the results and discussion and also the comparison of proposed design with other existing circuits. Finally Section 7 concludes with a scope for further research.

II. Reversible Logic

The n- input and k- output Boolean function f(x1,x2,x3,...,xn)(referred to as (n,k) function) is called reversible if:
1) The number of outputs is equal to the number of inputs and
2) Each input pattern maps to unique output patterns [13]

In other words, reversible functions are those that perform permutations of the set of input vectors.

### III. Reversible Logic Gates

**Feynman gate:** It is a 2*2 Feynman gate [6]. The input vector is I (A, B) and the output vector is O(P, Q). The outputs are defined by P = A, Q = A ⊕ B. Quantum cost of a Feynman gate is 1.

![Feynman Gate Diagram](image)

**Double Feynman gate:** It is a 3*3 Double Feynman gate [6]. The input vector is I (A, B, C) and the output vector is O (P, Q, R). The outputs are defined by P = A, Q = A ⊕ B, R = A ⊕ C. Quantum cost of double Feynman gate is 2.

![Double Feynman Gate Diagram](image)

**Toffoli gate:** It is a 3*3 Toffoli gate [7]. The input vector is I (A, B, C) and the output vector is O (P, Q, R). The outputs are defined by P = A, Q = B, R = AB ⊕ C. Quantum cost of a Toffoli gate is 5.

![Toffoli Gate Diagram](image)

**Peres gate:** It is a 3*3 Peres gate [11]. The input vector is I (A, B, C) and the output vector is O (P, Q, R). The outputs are defined by P = A, Q = A ⊕ B and R = AB ⊕ C. Quantum cost of a Peres gate is 4. In the proposed design Peres gate is used because of its lowest quantum cost.

![Peres Gate Diagram](image)

**DPG gate:** It is a 4*4 DPG gate [25]. The input vector is I (A, B, C, D) and the output vector is O (P, Q, R, S). The quantum cost of DPG gate as full adder is 6.

![DPG Gate Diagram](image)

**HNG Gate:** It is a HNG Gate [9]. The input vector is I (A, B, C, D) and the output vector is O (P, Q, R, S). P = A, Q = B, R = A ⊕ B ⊕ C and S = (A ⊕ B) ⊕ (B ⊕ D). The full adder using HNG is obtained with C = Cin aD = 0.
BME gate: It is a $4 \times 4$ reversible logic gate named BME gate[26]. The input vector is I (A,B,C,D) and the output vector is O(P,Q,R,S). The output is defined by $P = A$, $Q = AB \oplus C$, $R = AD \oplus C$ and $S = A'B \oplus C \oplus D$. The Quantum Cost of BME gate is 5.

MHNG gate: It is a MHNG gate[27]. The input vectors is I(A,B,C,D) and the output vectors is O(P,Q,R,S).

IV. Proposed Reversible Multiplier Circuit using BME, MHNG and Peres reversible gate

The operation of the $4 \times 4$ multiplier is depicted fig.11. The block diagram of $4 \times 4$ multiplier is shown fig.12. The proposed multiplier has two parts. First, the partial products are generated using BME gate shown in fig.13, then the multi operand addition is performed as shown in fig.14.
V. Partial product generation of proposed Multiplier

Partial products can be generated in parallel using BME gates as shown in Fig13. This uses only 8 BME gates and is a better circuit as it has less hardware complexity and quantum cost compared to other gates [18].

Figure II Partial product generation using BME gate.

Figure III proposed 4×4 reversible multiplier using PG and MHNG gate.
VI. Result & Discussion

Table-1 gives the comparative study of partial product generation of the circuit and table-2 gives the comparative study of MOA of different designs.

**Table I** shows the Partial product generation

<table>
<thead>
<tr>
<th>Partial Product generation</th>
<th>No of gates N</th>
<th>No of Constant inputs CI</th>
<th>No of Garbage outputs GO</th>
<th>Quantum cost QC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>8</td>
<td>8</td>
<td>16</td>
<td>40</td>
</tr>
<tr>
<td>PG[25]</td>
<td>28</td>
<td>40</td>
<td>32</td>
<td>88</td>
</tr>
<tr>
<td>MKG[2]</td>
<td>40</td>
<td>40</td>
<td>32</td>
<td>88</td>
</tr>
<tr>
<td>PFAG[12]</td>
<td>40</td>
<td>40</td>
<td>32</td>
<td>88</td>
</tr>
<tr>
<td>HNG[9]</td>
<td>40</td>
<td>40</td>
<td>32</td>
<td>88</td>
</tr>
<tr>
<td>TSG[4]</td>
<td>40</td>
<td>40</td>
<td>32</td>
<td>104</td>
</tr>
</tbody>
</table>

**Table-II** gives the comparative study of multi-operand addition of the proposed design with other existing designs

<table>
<thead>
<tr>
<th>Reversible multiplier</th>
<th>No of gates N</th>
<th>No of Constant inputs CI</th>
<th>No of Garbage outputs GO</th>
<th>Quantum cost QC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>64</td>
</tr>
<tr>
<td>PG[25]</td>
<td>12</td>
<td>12</td>
<td>20</td>
<td>64</td>
</tr>
<tr>
<td>MKG[2]</td>
<td>12</td>
<td>16</td>
<td>24</td>
<td>120</td>
</tr>
<tr>
<td>PFAG[12]</td>
<td>12</td>
<td>12</td>
<td>20</td>
<td>80</td>
</tr>
<tr>
<td>HNG[9]</td>
<td>12</td>
<td>12</td>
<td>20</td>
<td>64</td>
</tr>
<tr>
<td>TSG[4]</td>
<td>13</td>
<td>18</td>
<td>26</td>
<td>130</td>
</tr>
</tbody>
</table>

Now we prove that the total calculation of partial product generation and multi-operand addition of this proposed 4×4 reversible multiplier is better than other both in garbage output and constant input. And has the minimum quantum cost than using MHNG[20], HNG, MKG, TSG as respectively [17] show in table-III. The comparative results are given below

<table>
<thead>
<tr>
<th>Reversible multiplier</th>
<th>No of gates N</th>
<th>No of Constant inputs CI</th>
<th>No of Garbage outputs GO</th>
<th>Quantum cost QC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>20</td>
<td>20</td>
<td>28</td>
<td>104</td>
</tr>
<tr>
<td>MHNG[27]</td>
<td>28</td>
<td>28</td>
<td>22</td>
<td>Not defined</td>
</tr>
<tr>
<td>[24]</td>
<td>28</td>
<td>28</td>
<td>32</td>
<td>Not defined</td>
</tr>
<tr>
<td>[23]</td>
<td>28</td>
<td>28</td>
<td>28</td>
<td>Not defined</td>
</tr>
<tr>
<td>[22]</td>
<td>28</td>
<td>28</td>
<td>52</td>
<td>Not defined</td>
</tr>
<tr>
<td>[21]</td>
<td>28</td>
<td>32</td>
<td>56</td>
<td>Not defined</td>
</tr>
<tr>
<td>[20]</td>
<td>29</td>
<td>34</td>
<td>58</td>
<td>Not defined</td>
</tr>
<tr>
<td>[19]</td>
<td>40</td>
<td>31</td>
<td>56</td>
<td>Not defined</td>
</tr>
<tr>
<td>PG[25]</td>
<td>40</td>
<td>52</td>
<td>52</td>
<td>152</td>
</tr>
<tr>
<td>MKG[2]</td>
<td>52</td>
<td>56</td>
<td>56</td>
<td>208</td>
</tr>
<tr>
<td>PFAG[12]</td>
<td>52</td>
<td>52</td>
<td>52</td>
<td>184</td>
</tr>
<tr>
<td>HNG[9]</td>
<td>52</td>
<td>52</td>
<td>52</td>
<td>152</td>
</tr>
</tbody>
</table>
VII. Conclusion
In this paper, we presented a 4x4 bit reversible multiplier circuit using MHNG gates, BME gates and Peres gates. Table-3 demonstrates that the proposed reversible multiplier circuit is better than the existing designs in terms of hardware complexity, number of logic gates, garbage outputs, constant inputs and optimized in terms of area and delay time. Our proposed reversible multiplier circuit can be applied to the design of complex systems in nanotechnology.

VIII. References
8. Alan Mischenko and Marek Perkowski, “Logic Synthesis of Reversible Wave Cascades”, Portland Quantum Logic Group, Department of Electrical and Computer Engineering, Portland State University, Portland, OR 97207, USA.